

## United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/709,858	06/02/2004	Masahiro SUNOHARA	031287a	3857
23850 759	90 09/27/2005		EXAM	INER
ARMSTRONO	G, KRATZ, QUINTOS,	STARK, JARRETT J		
1725 K STREET, NW SUITE 1000 WASHINGTON, DC 20006			ART UNIT	PAPER NUMBER
			2823	

DATE MAILED: 09/27/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>-</b> " •		Application	No.	Applicant(s)				
Office Action Summary		10/709,858		SUNOHARA ET AL.				
		Examiner		Art Unit				
		Jarrett J. Sta	rk	2823				
Period fo	- The MAILING DATE of this communication r Reply	on appears on the c	over sheet with the co	orrespondence ad	Idress			
WHIC - Exter after: - If NO - Failur Any r	DRTENED STATUTORY PERIOD FOR FINE HEVER IS LONGER, FROM THE MAIL! sions of time may be available under the provisions of 37 (SIX (6) MONTHS from the mailing date of this communicate period for reply is specified above, the maximum statutory the to reply within the set or extended period for reply will, by eply received by the Office later than three months after the department term adjustment. See 37 CFR 1.704(b).	NG DATE OF THIS CFR 1.136(a). In no event, ion. period will apply and will e y statute, cause the applica	COMMUNICATION however, may a reply be tim  xpire SIX (6) MONTHS from to become ABANDONED	l. ely filed the mailing date of this co ) (35 U.S.C. § 133).				
Status								
1)[🛛	Responsive to communication(s) filed on	07 September 200	<b>05</b> .					
, —	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.							
, —	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
• —	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims							
4)	4) Claim(s) is/are pending in the application.							
-	4a) Of the above claim(s) is/are withdrawn from consideration.							
	5) Claim(s) is/are allowed.							
	Claim(s) <u>1-8</u> is/are rejected.							
7)	Claim(s) is/are objected to.							
8)□	Claim(s) are subject to restriction	and/or election req	uirement.					
Applicati	on Papers							
9)[] :	The specification is objected to by the Ex	aminer.						
10)⊠ The drawing(s) filed on <u>06/02/2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) 🔲	The oath or declaration is objected to by	the Examiner. Note	the attached Office	Action or form P	ΓΟ-152.			
Priority u	nder 35 U.S.C. § 119							
<i>,</i> —	Acknowledgment is made of a claim for for for All b) Some * c) None of:	oreign priority unde	r 35 U.S.C. § 119(a)	-(d) or (f).				
	1. Certified copies of the priority documents have been received.							
	2. Certified copies of the priority documents have been received in Application No							
	3. Copies of the certified copies of the	e priority documen	ts have been receive	ed in this National	Stage			
	application from the International I	Bureau (PCT Rule	17.2(a)).					
* 5	See the attached detailed Office action for	r a list of the certifie	ed copies not receive	ed.				
Attachmen			<b>—</b>	/DTO 445\				
• ===	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-9		I) Interview Summary Paper No(s)/Mail Da	•				
3) 🛛 Infon	nation Disclosure Statement(s) (PTO-1449 or PTO r No(s)/Mail Date 6/2/04, 6/4/04	/SB/08) <sup>5</sup>	5) Notice of Informal Patent Application (PTO-152) 6) Other:					

Art Unit: 2823

## **DETAILED ACTION**

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claim 1,2,3 is rejected under 35 U.S.C. 102(e) as being anticipated by <u>Umetsu</u> (US Patent Application Publication 2002/0127839A1).

Regarding claim 1, <u>Umetsu</u> shows in Figures 1 though 10 a method of manufacturing an electronic parts packaging structure, comprising the steps of: flip-chip (1 shown in Fig 3) connecting a connection terminal of an electronic parts (10) having the connection terminal (90,140 shown in Fig. 3 & 8C) on an element forming surface over a base substrate, to a wiring pattern(14, 16) formed on or forming an insulating film (22) for covering the electronic parts; forming a via hole having a depth that reaches the connection terminal by etching a predetermined portion from an upper surface of the insulating film to the element

Art Unit: 2823

forming surface of the electronic parts (24 shown in Fig 2A), and forming an overlying wiring pattern (14, 16), which is connected to the connection terminal via the via hole (24), on the insulating film(22).

Regarding Claim 2, <u>Umetsu</u> shows in Figures 1 though 10 a method of manufacturing an electronic parts packaging structure, comprising the steps of: flip-chip (1 shown in Fig 3) connecting a connection terminal of an electronic parts (10), which has the connection terminal on an element forming surface and has a through electrode (40 shown in Fig 3) connected to the connection terminal via a first via hole (18 shown in Fig 1B) on a back surface, to a wiring pattern formed on or over a wiring substrate (14,16,40) shown in Fig 3); forming an insulating film for covering the electronic parts (22); forming a second via hole (24 shown in Figure 2A) having a depth that reaches the through electrode, by etching a predetermined portion of the insulating film on the through electrode; and forming and overlying wiring pattern, which is connected to the through electrode via the second via hole, on the insulating film (Fig. 3).

Regarding Claim 3, <u>Umetsu</u> teaches in paragraph [0118] the method of manufacturing an electronic parts packaging structure, according to claim 1, wherein, in the step of forming the via hole, the insulating film and the electronic parts are etched by RIE or a Laser.

Regarding claim 5, <u>Umetsu</u> teaches in Figure 1B → 2C, and paragraph [0128] a method of manufacturing an electronic parts package, according to claim 1, after the step of forming the via hole but before the step of forming the overlying wiring pattern (40 & paragraph [0128]), further comprising the steps of:

Art Unit: 2823

forming an inorganic insulating film(22) on an inner surface of the via hole(18) and on the insulating film; and removing the inorganic insulating film from a bottom portion of the via hole to expose the connection terminal on the bottom portion of the via hole(Fig. 2A).

Regarding claim 6, <u>Umetsu</u> shows in Figure 4 a method of manufacturing an electronic parts packaging structure, according to claim 1, wherein a structure in which a plurality of electronic parts are stacked three-dimensionally in a multi-layered fashion and are connected mutually via the via hole is formed by repeating n times (n in an integer of 1 or more) respective parts to the wiring pattern to the step of forming the overlying wiring pattern.

Regarding claim 7, <u>Umetsu</u> shows in Figure 10 a method of manufacturing an electronic parts packaging structure, according to claim 1, after the step of forming the overlying wiring pattern, further comprising the step of: flip-chip connection a connecting terminal of an overlying electronic parts having the connection terminal to the overlying wiring pattern.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

<sup>(</sup>a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2823

Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over <a href="Umetsu"><u>Umetsu</u></a> (US Patent Application Publication 2002/0127839A1) in view of <a href="Furukawa"><u>Furukawa</u></a> (US Patent 6,365,513)

Umetsu teaches a method of manufacturing an electronic parts packaging structure, according to claim 1, wherein the step of forming the overlying wiring pattern includes the steps of, forming a resist film having an opening portion in a predetermined portion containing the via hole on the insulating film, forming a conductive film pattern in the via hole and the opening portion of the resist film.

<u>Umetsu</u> does not teach the formation of the conductive pattern in the via hole by applying a plating upward from the connection terminal exposed from a bottom portion of the via hole by means of electroplating that utilizes the wiring pattern and the connection terminal of the electronic parts connected to the wiring pattern as a planting power-supply layer.

Furukawa however discloses in Figure 3(e) and in columns 1-2 lines 62-6, this method of forming of the conductive pattern in the via hole by applying a plating upward from the connection terminal (309) exposed from a bottom portion of the via hole by means of electroplating that utilizes the wiring pattern and the connection terminal of the electronic parts connected to the wiring pattern as a planting power-supply layer (308).

308 303 304 309 305 302 Fig. 3(e) 302 30

Art Unit: 2823

Therefore, it would have been obvious to one of ordinary skill in the art to use a electroplating method to form the connection terminal. The option of electroplating as disclosed by <u>Furukawa</u> or the use of a laser to melt and form the connection terminal as shown by <u>Umetsu</u> is "merely a matter of obvious engineering choice".

Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over <a href="Umetsu"><u>Umetsu</u></a> (US Patent Application Publication 2002/0127839A1).

Regarding claim 8, a method of manufacturing an electronic parts package structure, according to claim 1, wherein the electronic parts is a semiconductor chip whose thickness is about 150 micrometers or less. Note that the specification contains no disclosure of either the critical nature of the claimed dimensions or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Therefore, it would have been obvious to one of ordinary skill in the art to use a semiconductor chip whose thickness is about 150 micrometers or less.

The thickness is "merely a matter of obvious engineering choice" as set forth in the above case law.

Application/Control Number: 10/709,858 Page 7

Art Unit: 2823

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jarrett J. Stark whose telephone number is (571) 272-6005. The examiner can normally be reached on Monday - Thursday 6:30AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571)272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

NATHAN J. FLYNN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800

JJS

September 7, 2005